

F3200E

•						
Operating principle	Multi-range I-V converters on every channel each with anti-alias low-pass filtering and individual successive approximation bipolar ADCs.					
Signal inputs	2 x 16 inputs on DB25 female connectors					
Current ranges	+/-10 mA, +/-1 mA, +/-100 μ A, +/-10 μ A, software selectable Current ranges can be set in groups of four channels.					
Input impedance	< 40 ohm					
Input protection	Back to back fast diode pair; optional current limiting series resistor					
Noise (unloaded)	< 0.1% of full scale rms noise for 10 mA, 1 mA, 100 μ A, 10 μ A ranges, for single conversion acquisition. Improves by 1/ \sqrt{N} where N is number of conversions averaged into each sample, to a minimum of 0.001% of full scale.					
External accuracy	Readings within +/- (0.1% of nominal reading + 0.1% of full scale) after calibration, relative to a traceable external standard current source.					
Analog bandwidth	Anti-aliasing filter DC to 250 kHz (-3dB) with four-pole filter.					
Linearity	Deviation from best fit line of individual readings < 0.1% of full scale.					
Internal calibration cur- rents	8.333 (+/- 0.003) mA (10 mA range) 833.3 (+/- 0.3) μ A (1 mA range) 83.33 (+/- 0.03) μ A (100 μ A range) 8.333 (+/- 0.003) μ A (10 μ A range) Used by automated internal calibration routine to obtain gain and offset for each channel on each range.					
Calibration source drift	< 3 ppm / C					
Measurement drift	< 0.5% over 12 hours (environment 20 +/-2 C).					
Digitization	Thirty-two ADCs, 14 bit bipolar, 1 MHz Effective digitization increased by on-board averaging.					
Simultaneity	All ADCs convert together to within 20 nsec.					
Data capture	32 channels converted and transferred to local memory in < 500 nsec.					
Digital filtering	Averaging 1 to 65000 ADC conversions (downsampling). Averaging counters 32 bit depth.					



Datasheet	F3200E			
Specifications (contin	iued)			
Acquisition modes	Internal (free running and continuous transfer to host)			
	Burst mode (on-board buffering of contiguous blocks of readings).			
	Sweep mode (on-board buffering of triggered acquisitions, averaging across multiple sweeps. Oscilloscope style).			
Gates (triggering)				
External Gate input	0 / +5 V (TTL level), 10 kohm input impedance.			
External Gate output	0 / +5 V (TTL level), able to drive 50 ohm load. Gate in/out latency < 50 nsec.			
General purpose I/O				
Analog outputs	Three, +/-10V, 10 mA compliance. 16 bit resolution, low transition glitch energy. Maximum update rate 250 kHz.			
Analog inputs	Four, +/-10V, two-pole analog low pass filter 17 kHz. 16 bit resolution, maximum conversion rate 400 kHz.			
Digital outputs	Four, TTL levels, 5 mA typical, 35 mA maximum (single output)			
Digital inputs	Four, TTL levels. 50 kohm pull up to +5VD.			
User voltages	One +24 VDC out 130 mA fused. One +5 VDC out 200 mA fused.			
Actuator control				
Switched 24 VDC	One, relay switched. 130 mA fused. Also configurable as a voltage-free contact closure as a build time option.			
Switched 5 VDCOne, relay switched. 130 mA fused. One FET switched, internal 10 kohm pull-up to 5 V.				
Limit switch inputs Two. Opto-isolated, 10 kohm current limiting resistor, returned turn.				
Fiber optics				
Configuration	Four transmitters, two receivers. Arranged as two transmitter/receiver communication pairs plus two uncommitted digital outputs.			
High voltage option				
HV PSU	0 to 2000 V / 1000 V / 500 V / 200 V programmable, (range and polarity build-time options).			
	1 watt max. Noise and ripple < 0.1%.			
HV monitoring	Independent voltage dividers on output and loopback input.			
PSI System Controls	and Diagnostics Pyramid Technical Consultants			

F3200E

Specifications (continued)

Power input	+24V (+/- 2V) DC, 750 mA typ, 1200 mA max. excluding load on actuator port.					
Controls	Two rotary switches for loop address and comms mode/baud rate. One push button for processor reset.					
Displays	Front panel: Illuminated logo for power on; "HV on" LED.					
	Rear panel: Dual quad LED banks (power, device status, comms activity, comms mode)					
Case	1U 19" x 250 mm deep steel chassis with Al alloy front panel, IP43. Fan cooled.					
Weight	2.8 kg (6.2 lb)					
Operating environment	10 to 35 C (15 to 25 C recommended to reduce drift and offset) , $<70\%$ humidity, non-condensing, vibration $<0.1g$ all axes (1 to 100 Hz)					
Shipping and storage environment	-10 to 50 C, < 80% humidity, non-condensing, vibration < 2g all axes, 1 to 100 Hz $$					

Interfacing

Interfaces	Ethernet 10/100, UDP and TCP/IP. Auto MDIX switching.				
	RS-232 / 485 8 bit binary. Selectable baud rate.				
	Fiber-optic loops, Two, 10 Mbit/sec serial, 9-bit asynchronous binary.				
	The F3200E can act as a loop controller or a looped slave device.				

Host computer	PTC DiagnosticG2 host program supplied for Windows or Linux PC.					
	IG2 interface software allowing connection to EPICS data distribution, and therefore supported hosts environments including C++, C#, Labview ™, Matlab ™, Python.					



F3200E

Averaging modes

Burst mode

For bandwidth reduction when non-repetitive signals are noisy. Time resolution is reduced according to the amount of averaging.

Groups of M conversions (32 channels), $1 \le M \le 65535$, are averaged (downsampled) to give a set of N readings (32 channels), $1 \le N \le (no limit)$



Sweep mode

For bandwidth reduction where signals are repetitive. Time resolution is preserved.

Groups of M conversions (32 channels), 1 <= M <= 1000, are averaged across N triggers, 1 <= N <= 65535





Pyramid Technical Consultants

Datasheet					
Connectors					
Signal inputs	Two DB25 fe	emale, fro	nt panel. Chann	els 1-16	6, channels 17-32.
		1	In 02 (In 18)	14	ln 01 (ln 17)
		2	In 03 (In 19)	15	+5V switched
		3	ln 04 (ln 20)	16	AGND
		4	ln 05 (ln 21)	17	AGND
		5	ln 06 (ln 22)	18	AGND
		6	ln 07 (ln 23)	19	AGND
		7	ln 08 (ln 24)	20	AGND
		8	ln 09 (ln 25)	21	AGND
		9	ln 10 (ln 26)	22	AGND
		10	ln 11 (ln 27)	23	AGND
		11	ln 12 (ln 28)	24	In 16 (In 32)
		12	ln 13 (ln 29)	25	ln 15 (ln 31)
		13	ln 14 (ln 30)		
I/O port	t One DB25 female, front panel.				
		1	24 V return	14	+ 24 VDC out
		2	Chassis	15	Analog out 3
		3	Analog in 1 +	16	Analog in 1 -
		4	Digital out 1	17	Digital out 2
		5	Analog in 2 +	18	Analog in 2 -
		6	Analog in 3 +	19	Analog out 1
		7	Analog in 3 -	20	Analog 2 out
		8	Analog in 4 -	21	+ 5 VDC out
		9	Ground	22	Digital out 3
		10	Digital out 4	23	Analog in 4 +
		11	Digital in 4	24	Digital in 3
		12	Digital in 2	25	Digital in 1
		13	Ground		



Datasheet					F3200E				
Connectors (continue	ed)								
Digital I/O (Actuator)	DB9 fem	ale, fron	t panel.						
		1	+24 V relay switche	d 6	+5V FET switched				
		2	24 V return	7	Opto In B				
		3	+5 V relay switched	+	+24 VDC out				
		4	+24 VDC out	9	Ground				
		5	Opto in A						
High voltage out	SHV, fro	nt panel							
High voltage in	SHV, fro	nt panel							
Gate in	Lemo 00	coaxial,	rear panel						
Gate output	Lemo 00	coaxial,	rear panel						
Ethernet	RJ-45 ja	ck, isolat	ed						
RS-232 / 485	Six pin m	nini-DIN	("PS/2"), isolated						
	1 Tx / RS-485 Tx- 4 Mode select (future option)								
	2	Rx /	RS-485 Rx+ 5	5 RS-485 Tx+					
	3			RS-48	5 Rx-				
Fiber optics	Two tran	smitter /	receiver pairs for loop	commun	ications.				
	Two indi	Two individual transmitters, HFBR ST bayonet for digital signaling.							
	Avago H µm HCS	FBR ST fiber)	bayonet connectors (compatible	e with 1 mm POF and 200				
Power in Lemo Redel PXG two-pin locking connector.									
	1	1 +24 VDC in							
	2	24 V	24 VDC return						
Ground	M4 threaded stud								
PSI System Controls	and Diagn	ostics		Pyrar	nid Technical Consultants				

F3200E







